User: Guest  Login
Title:

Earthquake - A NoC-based optimized differential collision cache attack for MPSoCs

Document type:
Konferenzbeitrag
Author(s):
Reinbrecht, Cezar and Forlin, Bruno and Zankl, Andreas and Sepulveda, Johanna
Abstract:
Multi-Processor Systems-on-Chips (MPSoCs) are a platform for a wide variety of applications and use-cases. The high on-chip connectivity, the programming flexibility, and the reuse of IPs, however, also introduce security concerns. Problems arise when applications with different trust and protection levels share resources of the MPSoC, such as processing units, cache memories and the Network-on-Chip (NoC) communication structure. If a program gets compromised, an adversary can observe the use o...     »
Keywords:
Network-on-Chip, Security NoC, Timing Attack, Timing Side-channel Attack
Dewey Decimal Classification:
620 Ingenieurwissenschaften
Book / Congress title:
Design, Automation & Test in Europe, {DATE} 2018
Congress (additional information):
Dresden, Germany
Date of congress:
March 19--23, 2018
Year:
2018
Quarter:
1. Quartal
Year / month:
2018-03
Month:
Mar
Reviewed:
ja
Language:
en
 BibTeX