Design and Simulation of Novel Low-Voltage CMOS Vertical Hall Devices With Capacitively Coupled Measuring Contacts.

Okeil, H.; Schrag, G.; Wachutka G.

doi:10.1109/TED.2020.3029024

Title:: Design and Simulation of Novel Low-Voltage CMOS Vertical Hall Devices With Capacitively Coupled Measuring Contacts.
Document type:: Zeitschriftenaufsatz
Author(s):: Okeil, H.; Schrag, G.; Wachutka G.
Journal title:: IEEE Transactions on Electron Devices
Year:: 2020
Year / month:: 2020-10
Fulltext / DOI:: doi:10.1109/TED.2020.3029024
BibTeX