User: Guest  Login
Title:

Design of a Systolic Pattern Matcher for Nanomagnet Logic

Document type:
Konferenzbeitrag
Contribution type:
Textbeitrag / Aufsatz
Author(s):
Ju, X.; Kiermaier, J.; Becherer, M.; S.B.; Porod, W.; Schmitt-Landsiedel, D.; Lugli, P.; Csaba, G.
Abstract:
Nanomagnet Logic (NML) is widely considered to be one of the promising for “beyond-CMOS” nanoscale architectures. So far only relatively simple circuits (nanomagnetic logic gates and adders) have been studied experimentally and in simulations. Here we investigate the possibility of building larger-scale computing devices from out-of-plane NML. We designed a systolic pattern matcher circuit that is in principle scalable to arbitrary number of nanomagnets and can match arbitrarily long patterns in...     »
Book / Congress title:
15th International Workshop on Computational Electronics (IWCE)
Congress (additional information):
Madison WI USA, May 22 - 25, 2012-05
Publisher:
IEEE Xplore Digital Library
Year:
2012
Quarter:
2. Quartal
Year / month:
2012-05
Month:
May
Pages:
1 - 3
Print-ISBN:
978-1-6473-0705-5
Reviewed:
ja
Language:
en
Publication format:
Print
Fulltext / DOI:
doi:10.1109/IWCE.2012.6242837
WWW:
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6242837
 BibTeX