Benutzer: Gast  Login
Titel:

{A} 9-bit, 1.08ps resolution two-step time-to-digital converter in 65 nm {CMOS} for time-mode {ADC}

Autor(en):
Kong, J.; Henzler, S.; Schmitt-Landsiedel, D.; Siek, L.
Stichworte:
Computer architecture; Delays; Dynamic range; Logic gates; Microprocessors; Quantization (signal); Signal resolution; Time-to-digital Converter (TDC); body-biasing; time-mode ADC; two-step architecture; vernier TDC
Kongress- / Buchtitel:
2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
Jahr:
2016
Monat:
Oct
Seiten:
348-351
Volltext / DOI:
doi:10.1109/APCCAS.2016.7803972
 BibTeX