Login
Flexible multi-standard multi-channel system architecture for Software Defined Radio receiver
Intelligent Transport Systems Telecommunications (ITST), The 9th International Conference on ITS Telecommunications
2009
Wire Topology Optimization for Low Power CMOS
1-11
Very Large Scale Integration (VLSI) Systems, IEEE Transactions
2009
A Fault-Tolerant Processor Architecture
Workshop „Dependability and Fault-Tolerance“ (ARCS)
2009
Advanced Packet Segmentation and Buffering Algorithms in Network Processors
4th International Conference on High Performance and Embedded Architectures and Compilers
2009
FlexPath NP- Flexible, Dynamically Reconfigurable Processing Paths in Network Processors
Dynamically Reconfigurable Systems, Architectures, Design, Methods and Applications
Springer
2009
An Application-aware Load Balancing Strategy for Network Processors
International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC)
2010
NoC Topology Exploration for Mobile Multimedia Applications
The 16th IEEE International Conference on Electronics, Circuits and Systems
2009
Software performance simulation strategies for high-level embedded system design
International Journal of Performance Evaluation
2010
Chip Hardware-in-the-Loop Simulation (CHILS) Coupling Optimization through new Algorithm Analysis Technique
Proceedings 16th International Conference Mixed Design of Integrated Circuits and Systems
2009