Built-in self test architectures for multistage interconnection networks
Bernard, E.; Simon, S.; Nossek, J.A.
European Design and Test Conference
Institute for Circuit Theory and Signal Processing
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.