Abstract:
This thesis proposes an automated design technique for key building blocks in RF clock generation subsystems, addressing the blocks' high-speed and low power requirements. Furthermore, a methodology for automated phase noise aware-design of RF clock distribution circuits utilizing a commercial digital design toolchain is proposed. The methodology provides a rapid approach for phase noise estimation, a buffer insertion and gate sizing algorithms operating under phase noise constraints.